Must Read Rumors

Meghan Markle avoids Prince Harry questions at ATX panel

Meghan Markle was faced with the question that everyone is curious about.

Kate Middleton and Prince William to embark on royal tour of Poland and Germany

The Duke and Duchess of Cambridge, née Kate Middleton, have announced an official visit to the two countries in July.

Kate Middleton reveals her and Pippa’s nicknames in school

The Duchess of Cambridge, née Kate Middleton, visited her former school in Berkshire. For the occasion, she unveiled the nicknames she and her sister Pippa had when they were children.

Duchess Kate shines in marine outfit at London event

The Duchess of Cambridge, née Kate Middleton, sported a simple but elegant look when she visited the Docklands Sailing and Watersports Centre in London this week.

Meghan Markle avoids Prince Harry questions at ATX panel
Kate Middleton and Prince William to embark on royal tour of Poland and Germany
Kate Middleton reveals her and Pippa’s nicknames in school
Duchess Kate shines in marine outfit at London event
Prince Harry reportedly received the Queen’s permission to marry Meghan Markle

iPhone 5 rumors: “macroscalar” architecture to be featured on iPhone 5 and iPad 3?

by Nicole
February 7, 2012 at 2:10 pm

A trademark application from Apple for the word “Macroscalar” was published by the US Patent & Trademark Office last week.

Apparently, the Cupertino tech giant is getting ready to implement the technology on its upcoming products, which many assume to be the highly-anticipated iPhone 5 and iPad 3.

Macroscalar provide better support for the performance of a processor, while consuming less power.

Last year in July, ZDNet wrote an article in which they detailed Apple’s macroscalar architecture, explaining how the technology could help to improve the processor efficiency.

“The macroscalar processor addresses this problem in a new way: at compile-time it generates contingent secondary instructions so when a data-dependent loop completes the next set of instructions are ready to execute. In effect, it loads another pipeline for, say, completing a loop, so the pipeline remains full whether the loop continues or completes. It can also load a set of sequential instructions that run within or between loops, speeding execution as well.”

The patent summary describes an example of where “a processor receives instructions of a program loop having a vector block and a sequence block intended to be executed after the vector block, where the processor includes multiple slices and each of the slices is capable of executing an instruction of an iteration of the program loop substantially in parallel. For each iteration of the program loop, the processor executes an instruction of the sequence block using one of the slices while executing instructions of the vector block using a remainder of the slices substantially in parallel.”

Here are some examples of software that Apple believes this processor might be featured on in the future:

“Computer software for personal information management; database management software; database synchronization software; character recognition software; voice recognition software; speech to text conversion software; voice-enabled software applications.”

Apple is likely to develop this type of architecture since the company designs its own processors, software and hardware.

What do you think? What is your gossip?

The rules: Keep it clean, stay on the subject and use English only - or we may delete your comment. If you see inappropriate language email us. Read our Terms and Conditions